Reconfigurable Ultrasonic Testing System Development Using Programmable Analog Front-End and Reconfigurable System-on-Chip Hardware

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reconfigurable Ultrasonic Testing System Development Using Programmable Analog Front-End and Reconfigurable System-on-Chip Hardware

Ultrasonic testing systems have been extensively used in medical imaging and non-destructive testing applications. Generally, these systems aim at a particular application or target material. To make these systems portable and more adaptable to the test environments, this study presents a reconfigurable ultrasonic testing system (RUTS), which possesses dynamic reconfiguration capabilities. RUTS...

متن کامل

Optimizing Reconfigurable Hardware Resource Usage in System-on-a-Programmable-Chip with Location Aware Genetic Algorithm

This paper presents static !ask scheduling using localiollaware genetic algorithm techniques 10 schedule task systems to fi nite amounts of rcconfigurable hardware. This researc h optimi:tcs the use of limited rcconfigurablc resources. This scheduling algorithm is built upon our previotls work 11 214]. In Ihis paper, the genetic algorithm has been expanded 10 include a fealure 10 assign selecte...

متن کامل

Designing Reconfigurable Multi-Standard Analog Baseband Front-End for 4G Mobile Terminals: System Level Design

This paper presents the system-level design of a wireless receiver’s analog baseband front-end, which satisfies the standards of 4G mobile communications. An analysis of different topologies for wireless receivers suited for multistandard purposes is performed. The Zero-IF architecture is chosen and design issues of analog baseband blocks are outlined, regarding a multi-standard solution. A det...

متن کامل

A Reconfigurable Hardware Membrane System

P systems are massively parallel systems and software simulations do no usually allow to exploit this parallelism. We present a parallel hardware implementation of a special class of membrane systems. The implementation is based on a universal membrane hardware component that allows to efficiently run membrane systems on specialized hardware such as FPGAs. The implementation is presented in det...

متن کامل

A heterogeneous reconfigurable System-on-Chip: MORPHEUS

The exponential increase of CMOS circuit complexity along the last decades has lead to two growing problems. The increasing Non-recurring Engineering (NRE) costs of ASICs or System-on-Chips are becoming only affordable to the highest volume applications. Additionally the design methodologies have not kept pace with the rising complexity leading to a rising design productivity gap. Research into...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Circuits and Systems

سال: 2015

ISSN: 2153-1285,2153-1293

DOI: 10.4236/cs.2015.67017